Course Hive
Search

Welcome

Sign in or create your account

Continue with Google
or
PD Lec 47 - concurrent clock and data optimization| CCD| Timing | placement | VLSI | Physical Design
Play lesson

VLSI Physical Design Full Course - PD Lec 47 - concurrent clock and data optimization| CCD| Timing | placement | VLSI | Physical Design

5.0 (2)
26 learners

What you'll learn

This course includes

  • 8.5 hours of video
  • Certificate of completion
  • Access on mobile and TV

Summary

Keywords

Full Transcript

#vlsi #academy #physical #design #VLSI #semiconductor #vlsidesign #vlsijobs #semiconductorjobs #electronics #BITS #qualcomm #netlist #digital #pd #physicaldesign #icc2 #synopsys This is a 47th video on physical design series and mainly related to placement of std cells. In this video, we discuss the technique of useful skew [concurrent clock and data optimization] related to timing fixes in placement stage. Please ask your doubts in comments. Website Link: http://vlsiacademy.in/ STA Quiz Link: https://forms.gle/ZHjvCRWkp3deWbDN9 PD Lecture series playlist: https://youtube.com/playlist?list=PL1h5a0eaDD3pimcMlzW15RpW02HPzIziL Here's a link for Full STA series [till advanced level]: https://youtube.com/playlist?list=PL1h5a0eaDD3rMBdiRd8vyQDr8rRFbe4pG

Course Hive

Continue this lesson in the app

Install CourseHive on Android or iOS to keep learning while you move.

Related Courses

FAQs

Course Hive
Download CourseHive
Keep learning anywhere